

Please type a plus sign (+) inside this box →  +

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 3817US

First Inventor or Application Identifier Michael B. Ball

Title METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICES SO FORMED

Express Mail Label No. EL312578939US

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1.  \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2.  Specification [Total Pages 21]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3.  Drawing(s) (35 U.S.C. 113) [Total Sheets 3]
4. Oath or Declaration [Total Pages 2]
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 17 completed)  
*[Note Box 5 below]*
    - i.  DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).
5.  Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

6.  Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a.  Computer Readable Copy
  - b.  Paper Copy (identical to computer copy)
  - c.  Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

8.  Assignment Papers (cover sheet & document(s))
9.  37 C.F.R. §3.73(b) Statement  
(when there is an assignee)  Power of Attorney
10.  English Translation Document (if applicable)
11.  Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS Citations
12.  Preliminary Amendment
13.  Return Receipt Postcard (MPEP 503)  
(\*Should be specifically itemized)
14.  Small Entity  Statement filed in prior application, (PTO/SB/09-12)  Status still proper and desired
15.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
16.  Other: .....

\* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

**17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:**
 Continuation     Divisional     Continuation-in-part (CIP)    of prior application No: \_\_\_\_\_

Prior application information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_

**18. CORRESPONDENCE ADDRESS**

Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or  Correspondence address below

Name	Brick G. Power		
	Trask, Britt & Rossa		
Address	P.O. Box 2550		
City	Salt Lake City	State	Utah
Country	U.S.A.	Telephone	(801) 532-1922
Zip Code	84110		
Fax	(801) 531-9168		

Name (Print/Type)	Brick G. Power	Registration No. (Attorney/Agent)	38,581
Signature			
	Date	08/27/99	

Burden Hour Statement: This form is estimated to take 0 2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PATENT

Attorney Docket 3817US (97-1350)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL312578939US

Date of Deposit with USPS: August 27, 1999

Person making Deposit: Jared Turner

APPLICATION FOR LETTERS PATENT

for

**METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO  
A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR  
DEVICES SO FORMED**

Inventors:

Michael B. Ball  
Chad A. Cobbley

- Attorneys:  
Brick G. Power  
Registration No. 38,581
- Joseph A. Walkowski  
Registration No. 28,765  
TRASK, BRITT & ROSSA  
P.O. Box 2550  
Salt Lake City, Utah 84110  
(801) 532-1922

**METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO  
A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR  
DEVICES SO FORMED**

5

BACKGROUND OF THE INVENTION

Field of the Invention: The present invention relates to methods of disposing conductive structures, such as solder bumps, onto the surfaces of semiconductor devices. In particular, the present invention relates to methods of employing solder masks made of dielectric materials to substantially simultaneously dispose a plurality of solder bumps onto a semiconductor device. More specifically, the present invention relates to conductive structure disposition methods wherein the dielectric solder mask is removable from the semiconductor device or may otherwise be altered during or subsequent to forming the conductive structures to expose the sides, or peripheries, of the conductive structures.

15

Background of Related Art: Conventionally, metal masks were used to selectively control the application of solder balls to the contact pads through which a semiconductor device would electrically communicate with other devices external thereto. Metal masks have typically be made from molybdenum, which exhibits long-term dimensional stability at high temperature and may be reused.

20

Dry films have also been used as solder masks. Dry films, which are typically a thin layer of semisolid material that is disposed on a carrier film, may be laminated to the surface of a substrate, such as a printed circuit board (“PCB”), by heat and vacuum lamination processes. The dry film may then be patterned by exposing selected regions to ultraviolet (“UV”) light, which hardens the regions of the dry film that are to remain and be used as the solder mask. The uncured regions are removed from the substrate by use of a suitable solvent, such as 1,1,1-trichloroethane, and the remaining portions of the dry film cured by heat or high-energy UV irradiation.

25

In addition to metal solder masks and dry films, polymers, such as acrylates and epoxies, have also been used as masks for applying solder to semiconductor device substrates, such as printed circuit boards and bare semiconductor devices. Polymers are typically applied to the surface of the substrate, patterned to expose the contact pads of

30

the substrate through the polymer, and cured. Polymers may be applied to the surface of a substrate by screen printing, which also patterns the polymer, by curtain coating, by roller coating, or by the use of electrostatic spray. The patterning and curing processes employed with polymeric solder masks depend upon the type of polymer used as the solder mask. For example, photoimaging or mask and etch techniques may be employed to pattern the polymer, while the polymer may be cured by heat (for epoxies) or ultraviolet irradiation (for acrylates).

Solder may be applied to metal, dry film, or polymeric solder masks by known processes, such as by applying solder balls to the apertures of the solder mask, forcing solder paste into the apertures of the solder mask, by casting, or by ultrasonic dipping, wherein the masked substrate is immersed in molten solder, which then fills the apertures of the solder mask.

Following the deposition of solder to contact pads through a metal mask, the apertures of the metal mask must be larger than the cross-section of the solder bumps formed therethrough in order to facilitate removal and reuse of the metal solder mask. While dry film and polymeric solder masks dictate the contact location of a substrate upon which solder bumps are formed or applied, dry film and polymeric solder masks are typically very thin in order to facilitate their retention on or their removal from the substrate. Thus, the apertures of dry film and polymeric solder masks may not define the configuration of solder bumps, rather, dry film and polymeric solder masks are typically used to position spherical solder bumps on the contact pads of a substrate.

Spherical solder bumps and other configurations of relatively short, wide solder bumps may stress the adjacent semiconductor device. Such stress may be caused, for example, by the different coefficients of thermal expansion of the solder and the adjacent substrate or by conformational changes as the solder bump solidifies.

Thin polymeric films, such as adhesive tapes, have also been applied to printed circuit boards to be used as solder masks. United States Patent 5,388,327 (hereinafter “the ‘327 Patent”), which issued to Trabucco on February 14, 1995, and United States Patents 5,497,938 (hereinafter “the ‘938 Patent”) and 5,751,068 (hereinafter “the ‘068 Patent”), which issued to McMahon et al. on March 12, 1996, and

May 12, 1998, respectively, disclose adhesive films that carry pre-formed conductive bumps. The conductive bumps carried by the film are aligned with corresponding contact pads of a printed circuit board, the film is adhered to the printed circuit board, the conductive bumps are each secured to their corresponding contact pad, and the film is removed from the printed circuit board with a solvent. The use of such a carrier film is, however, somewhat undesirable since, during application of the film to the printed circuit board, air pockets may form between the film and the printed circuit board and a sufficient contact between one or more of the conductive bumps and their corresponding contact pads may not be established. Thus, the conductive bumps may not secure sufficiently to their corresponding contact pads on the printed circuit board to establish an adequate electrical connection with the contact pads. Moreover, the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the ‘327 Patent, the ‘938 Patent, or the ‘068 Patent.

United States Patents 5,442,852 (hereinafter “the ‘852 Patent”), 5,504,277 (hereinafter “the ‘277 Patent”), and 5,637,832 (hereinafter “the ‘832 Patent”), which issued to Danner on August 22, 1995, April 2, 1996, and June 10, 1997, respectively, each disclose a solder mask that includes an adhesive film with an array of holes therethrough. In use, the holes through the film are aligned with corresponding contact pads of a printed circuit board. Solder balls are then disposed on the contact pads exposed through the holes of the film. The solder mask, however, has a thickness that is significantly less than the height of the solder balls. Thus, the adhesive film solder mask disclosed in the ‘852, ‘277, and ‘832 Patents may be employed to position the solder balls in desired locations, but does not include apertures that define the shape of the solder. Moreover, the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the ‘852, ‘277, or ‘832 Patents.

Thus, there is a need for a reliable method of efficiently applying conductive structures, such as solder bumps, of desired configuration to the contact pads of semiconductor device substrates through a solder mask. There is also a need for a solder

mask through which conductive structures of desired configuration can be reliably and efficiently applied to the contact pads of semiconductor device substrates, including bare or minimally packaged semiconductor dice.

5

## SUMMARY OF THE INVENTION

The present invention includes a method of disposing solder bumps on a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board (e.g., the printed circuit board of a ball grid array (“BGA”) package). The method of the present invention employs a solder mask comprising a dielectric film, such as a polymer, silicon oxide, glass (e.g., borophosphosilicate glass (“BPSG”), phosphosilicate glass (“PSG”), or borosilicate glass (“BSG”)), or silicon nitride, with apertures formed therethrough. The present invention also includes solder masks that may be used in the inventive method, as well as semiconductor devices fabricated in accordance with the method of the present invention. As used herein, the term “solder mask” is expansive and not limiting, including structures for application of materials to substrates to form conductive elements, whether metallic or non-metallic.

The method of the present invention includes aligning a film of dielectric material, such as a polymer, silicon oxide, glass, or silicon nitride, with a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board. The film may be pre-formed or formed during disposal thereof onto the substrate. The film has apertures formed therethrough, which are substantially aligned with contact pads of the substrate, such as the bond pads of a bare or minimally packaged semiconductor device or the terminals of a printed circuit board, so as to expose the contact pads through the solder mask. The apertures are configured to impart a solder bump formed therein with a desired configuration. Apertures may be formed in the solder mask prior to, during, or subsequent to disposal of the solder mask on the substrate.

Conductive material, such as solder, is applied to the contact pads of the substrate through the apertures of the solder mask. Solder may be applied to the contact pads by known techniques, such as by wave solder techniques, which are also referred to as thermosonic dipping, by evaporation, by plating, by screen printing, or by disposing

solder balls in or adjacent the apertures of the solder mask. Other conductive materials, such as conductive elastomers, may alternatively be disposed in the apertures of the solder mask by known processes, such as by screen printing or disposing a quantity of the conductive material in or adjacent each of the apertures of the solder mask. The solder or other conductive material is molten as it is introduced into the apertures or thereafter. As the solder or other conductive material in the apertures of the solder mask becomes molten, conductive structures of the desired shape are substantially simultaneously formed in the apertures and secured to their corresponding contact pads.

When the formed conductive structures have adequately solidified, the solder mask may be substantially removed from the substrate. Depending upon the type of material employed as the solder mask, the solder mask may be removed by peeling the film from the substrate (e.g., if a polymer is used as the solder mask), by use of suitable solvents (e.g., if a polymer is used as the solder mask), by etching the film from the substrate (e.g., if a polymer, silicon oxide, glass, or silicon nitride is used as the solder mask), or otherwise, as known in the art. Alternatively, the thickness of the solder mask may be reduced to expose the sides, or peripheries, of the conductive structures. For example, if the solder mask is comprised of a polymeric material that may be shrunken when exposed to a certain chemical or chemicals, to a plasma, or to radiation, the solder mask may be shrunken to expose the sides, or peripheries, of the conductive structures formed therewith. As another example, the thickness of the solder mask may be reduced by etching the dielectric material.

One embodiment of a semiconductor device according to the present invention, which represents an intermediate point in the method of the present invention, includes a substrate having contact pads on an active surface thereof and a solder mask comprising a dielectric material disposed over the active surface. The solder mask has a thickness that is substantially the same as the desired height of the conductive structures to be formed with the solder mask. The solder mask also includes apertures through which selected ones of the contact pads are exposed and into which conductive material is disposable. Thus, the conductive structures of the semiconductor device have not yet been exposed by removing or reducing the thickness of the solder mask. In one variation, the substrate

is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die. In another variation, the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.

In another embodiment of a semiconductor device according to the present invention, a solder mask made of dielectric material is disposed on an active surface of a substrate. The thickness of the solder mask is reduced (e.g., the layer is shrunken or etched). Conductive structures are secured to and communicate electrically with the contact pads of the substrate, extend through apertures of the reduced-thickness solder mask, and protrude from the solder mask. In one variation, the substrate is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die. In another variation, the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.

Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a perspective schematic representation of a semiconductor device according to the present invention;

FIG. 2 is a cross-sectional representation illustrating the placement of a solder mask on a semiconductor device;

FIG. 3 is a cross-sectional representation illustrating the disposal of conductive material in the apertures of the solder mask of FIG. 2;

FIG. 4A is a cross-sectional representation illustrating the removal of the solder mask of FIG. 3 from the semiconductor device to expose the conductive structures on the contact pads of the semiconductor device;

FIG. 4B is a cross-sectional representation illustrating a reduction in the thickness of the solder mask of FIG. 3 to expose the conductive structures on the contact pads of the semiconductor device;

FIG. 5 is a cross-sectional representation illustrating a variation of the configuration of a solder bump fabricated by the method of the present invention;

FIG. 6 is a cross-sectional representation illustrating a second variation of the configuration of a solder bump fabricated by the method of the present invention;

5 FIG. 7 is a cross-sectional representation illustrating a third variation of the configuration of a solder bump fabricated by the method of the present invention;

FIG. 8 is a cross-sectional representation illustrating a fourth variation of the configuration of a solder bump fabricated by the method of the present invention; and

10 FIG. 9 is a schematic representation, in perspective view, of a semiconductor wafer including a plurality of unsingulated, conductively bumped semiconductor dice.

#### DETAILED DESCRIPTION OF THE INVENTION

With reference to FIG. 1, a semiconductor device 10 according to the present invention, which includes a substrate 12 with integrated circuitry thereon and contact pads 14 (see FIGs. 2-8) in electrical communication with the integrated circuitry is illustrated. As depicted, substrate 12 is a semiconductor die and contact pads 14 are the bond pads of the semiconductor die. Typically and conventionally, the bond pads, when used with a tin/lead solder, may be coated with a plurality of superimposed metal layers to enhance the bonding of the solder to the metal of the bond pad. Further, contact pads may be offset from the bond pads and connected thereto by circuit traces extending over the active surface so as to rearrange an input/output pattern of bond pads to a pattern more suitable for an array of conductive bumps. Semiconductor device 10 also includes a solder mask 16 comprised of dielectric material disposed over an active surface 13 of substrate 12. Solder mask 16 includes apertures 18 aligned substantially over contact pads 14. Conductive structures 24 are disposed in apertures 18 so as to communicate electrically with their corresponding contact pads 14 exposed to apertures 18. As used herein, the term “semiconductor die” encompasses partial and full wafers as well as other non-wafer based substrates, including by way of example only silicon on sapphire (“SOS”), silicon on glass (“SOG”) and, in general, silicon on insulator (“SOI”) substrates.

While semiconductor device 10 is depicted as including a semiconductor die, solder masks and conductive structures within the scope of the present invention may also be disposed on other types of substrates, such as printed circuit boards and other substrates with electrical circuitry and electrical contact pads thereon.

5 An exemplary method for fabricating semiconductor device 10 is illustrated in FIGs. 2-4B. FIG. 2 illustrates the alignment of a solder mask 16 with features on active surface 13 of substrate 12 and the disposal of solder mask 16 on active surface 13. Specifically, apertures 18 through solder mask 16 are substantially aligned with corresponding contact pads 14 on active surface 13. Thus, contact pads 14 are each exposed through their corresponding aperture 18.

10 As an example of the manner in which solder mask 16 may be disposed on active surface 13, a solder mask 16 comprising a film of a dielectric material with pre-formed apertures 18 therethrough may be aligned with the features of active surface 13, such as contact pads 14, and secured (e.g., by a pressure sensitive adhesive) to active surface 13.

15 Preferably, the material from which solder mask 16 is made is a non-conductive polymer, such as a polyimide, that withstands the temperatures of the molten conductive materials, such as solders (e.g., temperatures from about 190° C. to about 260° C.) or conductive elastomers, to be disposed within apertures 18 without undergoing substantial conformational changes and without substantially degrading. Alternatively, solder

20 mask 16 can be made of other dielectric materials, such as silicon oxide, glass (e.g., BPSG, PSG, or BSG), or silicon nitride. Apertures 18 may be pre-formed through the film of dielectric material by known laser ablation or laser drilling processes, by known mask and etch processes, or by other known micron-scale and submicron-scale processes for patterning the particular dielectric material employed as solder mask 16.

25 Alternatively, a layer of photoimagable polymeric material, such as a photoimagable polyimide, may be disposed on active surface 13 by known processes, such as by spin-on techniques by curtain coating, by roller coating or by use of electrostatic spray. Solder mask 16 and the apertures 18 therethrough may then be formed from the layer of photoimagable material by known photoimaging processes, thereby substantially exposing contact pads 14 to apertures 18 and through solder

mask 16. Again, the photoimagable polymeric material preferably withstands the temperatures of molten conductive material (e.g., solders, metals, and metal alloys) to be disposed within apertures 18 without undergoing substantial conformational changes or substantial degradation.

5 As another alternative, solder mask 16 may be fabricated by disposing a layer of dielectric material, such as a nonphotoimagable polyimide, silicon oxide, glass, or silicon nitride, on active surface 13 of substrate 12 by known processes. For example, known spin-on techniques may be employed to form layers of polymeric material and glass on active surface 13. As another example, layers of polymeric material may also be  
10 disposed on active surface 13, by curtain coating, by roller coating, by use of electrostatic spray, or by screen printing, which also patterns the layer of polymeric material substantially simultaneously with disposing the polymeric material on active surface 13. Known chemical vapor deposition (“CVD”) techniques may be employed to dispose a layer of silicon oxide, glass, or silicon nitride on active surface 13.

15 Apertures 18 may be formed through the dielectric material by known processes, such as by disposing a photomask over regions of the layer of dielectric material that are to remain on active surface 13 and by removing the dielectric material located above contact pads 14 through holes in the photomask. For example, known isotropic (e.g., wet chemical etching) and anisotropic, or dry, etch processes, such as barrel plasma etching (“BPE”) and reactive ion etching (“RIE”) processes may be employed to form  
20 apertures 18 through a layer of polymeric material. Etching processes may likewise be used to form apertures 18 through silicon oxide, glass, and silicon nitride solder masks 16.

With reference to FIG. 3, a quantity of conductive material 22 is then disposed  
25 within each aperture 18 of solder mask 16. Conductive material 22 may be disposed within apertures 18 in molten or liquid form, as a powder, or as a paste. If solder, such as a tin/lead solder, is employed as conductive material 22, known processes may be employed to apply flux and the solder to the exposed surface of solder mask 16 and to dispose the solder within apertures 18. For example, known wave solder processes or  
30 solder ball disposition techniques may be employed to dispose the solder conductive

material 22 into apertures 18. While in apertures 18, conductive material 22 is liquified, which permits conductive material 22 to substantially fill each aperture 18. As the conductive material solidifies, it bonds to the portions of contact pads 14 exposed through apertures 18, forming conductive structures 24 that are electrically linked to each of the contact pads 14 exposed to apertures 18. The shape of each conductive structure 24 is determined by the shape of the aperture 18 in which conductive structure 24 was formed.

5

Alternatively, other types of conductive materials, such as z-axis and other conductive or conductor-filled elastomers, other metals, and metal alloys, may be similarly disposed within apertures 18 and in contact with contact pads 14 to form conductive structures 24. If a conductive elastomer is employed as the conductive material 22 used to form conductive structures 24, the conductive elastomer will preferably not adhere substantially to or diffuse substantially into adjacent regions of the material of solder mask 16.

10

Referring now to FIG. 4A, a method of exposing the sides, or peripheries, of conductive structures 24 is illustrated. Once conductive structures 24 have been formed on contact pads 14, solder mask 16 may be removed from active surface 13 of substrate 12. Solder mask 16 may be peeled from active surface 13, removed therefrom by use of a suitable solvent, such as antimony trichloride when solder mask 16 is fabricated from a polyimide material, or etched from active surface 13 by known processes. If an etchant is employed to remove solder mask 16, the etchant preferably removes the material of solder mask 16 with selectivity over conductive material 22 of conductive structures 24. If an elastomeric conductive material is employed to fabricate conductive structures 24, the technique by which solder mask 16 is removed from active surface 13 preferably does not substantially affect the configurations of the elastomeric conductive structures 24.

15

20

25

FIG. 4B illustrates a method of exposing the sides, or peripheries, of conductive structures 24 by reducing the thickness of solder mask 16 relative to the height of conductive structures 24. The thickness of solder mask 16 may be reduced by use of a suitable solvent or by etching the material of solder mask 16. If an etchant is employed

to reduce the thickness of solder mask 16, the etchant preferably removes the material of solder mask 16 with selectivity over conductive material 22 of conductive structures 24.

Alternatively, other means of reducing the thickness of solder mask 16 may also be employed, such as shrinking a polymeric solder mask 16 with an oxygen plasma, another type of plasma, with chemical shrinking agents, or by exposing solder mask 16 to radiation. An exemplary method of shrinking small spheres made of polystyrene, polydivinylbenzene, or polytoluene is disclosed in United States Patent 5,510,156, which issued to Zhao on April 23, 1996, the disclosure of which is hereby incorporated by this reference in its entirety. If an elastomeric material is employed to fabricate conductive structures 24, the technique by which the thickness of solder mask 16 is reduced preferably does not substantially affect the configurations of the elastomeric conductive structures 24.

Although FIGs. 2-4B illustrate substantially cylindrically configured conductive structures 24, conductive structures of other shapes are also within the scope of the present invention. FIGs. 5-8 illustrate some alternatively configured conductive structures that may be fabricated in accordance with the method of the present invention.

With reference to FIG. 5, a conductive structure 24' that tapers inward from the top portion thereof toward contact pad 14 is shown. Thus, the portion of conductive structure 24' adjacent to contact pad 14 is the narrowest portion of conductive structure 24'. The aperture 18 (*see* FIGs. 2-4B) within which conductive structure 24' is formed may be defined through solder mask 16 by known processes, such as isotropic etching processes, that will provide an aperture 18 having a configuration complementary to that of conductive structure 24'.

FIG. 6 illustrates a conductive structure 24" that tapers outward from the top portion thereof toward contact pad 14. As illustrated, the thickest portion of conductive structure 24" is adjacent to contact pad 14, while the narrowest portion of conductive structure 24" is the top thereof. The aperture 18 (*see* FIGs. 2-4B) within which conductive structure 24' is formed may be defined through solder mask 16 by known processes, such as isotropic etching processes, that will provide an aperture 18 having a configuration complementary to that of conductive structure 24'.

5

10

FIG. 7 illustrates a conductive structure 24<sup>''</sup> with an upper portion 24a<sup>''</sup> having a transverse cross section taken along the height of upper portion 24a<sup>''</sup> of substantially uniform configuration. A lower portion 24b<sup>''</sup> of conductive structure 24<sup>''</sup> is located between contact pad 14 and upper portion 24a<sup>''</sup>. The transverse cross section taken along the height of lower portion 24b<sup>''</sup> also has a substantially uniform configuration. Lower portion has a smaller transverse cross section than upper portion 24a<sup>''</sup>. The aperture 18 (*see FIGs. 2-4B*) within which conductive structure 24<sup>''</sup> is formed may be defined by disposing a photomask of the type disclosed in United States Patent 5,741,624, which issued to Jeng et al. on April 21, 1998, the disclosure of which is hereby incorporated in its entirety by this reference. Material of the solder mask 16 may then be removed by known etching process through holes in the photomask to define stepped apertures 18 over contact pads 14.

15

Turning to FIG. 8, another conductive structure 124 is illustrated. Conductive structure 124 has an outwardly curved center portion, which is thicker than the ends of conductive structure 124. Known processes, such as isotropic etching techniques, may be employed to form apertures 18 through solder mask 16 (*see FIGs. 2-4B*) within which conductive structure 124 may be formed.

20

Of course, solder masks 16 having different shapes of apertures 18, as well as solder masks 16 having apertures 18 with combinations of different shapes, are also within the scope of the present invention. Accordingly, the present invention also includes semiconductor devices with combinations of different shapes of conductive structures on the contact pads of the semiconductor devices.

25

FIG. 9 illustrates that the above-described processes may be employed to form conductive structures on substrates 12 (FIGs. 1-8), in this case semiconductor dice, before the semiconductor dice have been singulated from a semiconductor wafer 30.

Accordingly, semiconductor wafers 30 including a plurality of unsingulated, conductively bumped substrates 12 are also within the scope of the present invention. Individual conductively bumped semiconductor devices 10 may subsequently be singulated from semiconductor wafer 30 by known singulation processes, such as by the use of a wafer saw 40.

5

Although the foregoing description contains many specifics and examples, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. The scope of this invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions and modifications to the invention as disclosed herein and which fall within the meaning of the claims are to be embraced within their scope.

5050 5050 5050 5050 5050 5050 5050

## CLAIMS

### What is claimed is:

1. A method of disposing a conductive structure on at least one contact pad on an active surface of a semiconductor device substrate, comprising:

5 disposing a layer of material over the substrate;

altering a surface of said layer of material to impart said layer with a thickness

corresponding approximately to a desired height of the conductive structure; forming an aperture through said layer to expose at least a portion of the at least one contact pad;

10 disposing a quantity of conductive material on said layer of material and permitting said conductive material to substantially fill said aperture;

bonding said conductive material within said aperture to the at least one contact pad to form a conductive structure of substantially said desired height; and

at least partially exposing a periphery of the conductive structure through said layer.

15 2. The method of claim 1, wherein said disposing said quantity of conductive material over said layer comprises disposing a quantity of substantially molten conductive material on said layer.

20 3. The method of claim 2, wherein said bonding is effected as said quantity of substantially molten conductive material solidifies in said at least one aperture.

4. The method of claim 1, wherein said disposing said layer comprises adhering a film to a surface of the substrate.

25 5. The method of claim 1, wherein said disposing said layer comprises fabricating said layer on the substrate from material comprising polymer, silicon oxide, or silicon nitride.

6. The method of claim 1, wherein said disposing said layer comprises placing a quantity of said polymeric material on the semiconductor device and wherein said altering said thickness comprises spreading said material to a substantially consistent thickness over at least a portion of a surface of the substrate.

5

7. The method of claim 1, wherein said forming said aperture occurs prior to said disposing said layer over the substrate.

10 8. The method of claim 1, wherein said forming said aperture comprises etching said aperture through said layer.

9. The method of claim 8, wherein said etching occurs following said disposing said layer over the substrate.

15 10. The method of claim 1, wherein said exposing at least a portion of said periphery of the conductive structure comprises substantially removing said layer from the substrate.

20 11. The method of claim 10, wherein said removing comprises etching said layer.

12. The method of claim 10, wherein said removing comprises peeling said layer away from the substrate.

25 13. The method of claim 1, wherein said at least partially exposing said periphery of the conductive structure comprises reducing said thickness of said layer.

14. The method of claim 13, wherein said reducing said thickness comprises at least partially etching said layer.

30

15. The method of claim 13, wherein said reducing said thickness comprises shrinking said layer.

5        16. The method of claim 15, wherein said shrinking comprises exposing said polymeric material to radiation, exposing said material to a shrinking agent, or exposing said polymeric material to a plasma.

17. The method of claim 1, wherein said at least partially exposing said periphery comprises exposing said material to a solvent.

10

18. The method of claim 1, wherein said disposing said quantity of conductive material comprises immersing a surface of the substrate having said layer disposed thereon within a quantity of molten conductive material.

15

19. The method of claim 1, wherein said disposing said quantity of conductive material comprises disposing solder on said layer.

20. The method of claim 1, wherein said disposing said quantity of conductive material comprises disposing conductive elastomer on said layer.

20

21. The method of claim 1, wherein said forming said aperture comprises exposing a portion of said contact pad located within a periphery thereof.

22. A method of forming a solder mask, comprising:  
disposing a non-metallic solder mask material onto an active surface of a substrate;  
forming a layer of said solder mask material having a substantially consistent thickness  
on the active surface of said substrate;  
5 altering a surface of said layer to impart said layer with a thickness corresponding to a  
desired conductive structure height; and  
forming at least one aperture through said layer in a location corresponding to at least one  
contact pad location of said substrate to expose said at least one contact pad  
through said solder mask.

10

23. The method of claim 22, wherein said disposing said solder mask material  
comprises fabricating a layer comprising a silicon oxide.

15

24. The method of claim 23, wherein said disposing and said forming said  
layer are effected substantially simultaneously.

25. The method of claim 23, wherein said altering said thickness comprises  
planarizing said layer.

20

26. The method of claim 25, wherein said planarizing comprises chemical-  
mechanical polishing.

27. The method of claim 22, wherein said disposing said solder mask material  
comprises disposing a polymeric material on said active surface.

25

28. The method of claim 27, wherein said forming said layer comprises  
softening or melting said polymeric material.

30

29. The method of claim 28, wherein said altering said thickness comprises  
spinning said polymeric material over said active surface.

30. The method of claim 28, wherein said altering said thickness comprises spreading said polymeric material across said active surface.

5 31. The method of claim 22, wherein said forming said aperture comprises etching a region of said layer.

10 32. The method of claim 22, wherein said solder mask material comprises a photosensitive polymeric material and wherein said forming said aperture comprises exposing a region of said photosensitive polymeric material disposed over said at least one contact pad to form said at least one aperture through said layer.

15 33. A pre-formed solder mask, comprising:  
a layer of non-metallic solder mask material having a substantially uniform thickness;  
and  
at least one open aperture formed through said layer and located correspondingly to a contact pad location of a substrate upon which the pre-formed solder mask is to be disposed.

20 34. The pre-formed solder mask of claim 33, wherein said aperture is configured to be positioned over and to expose a non-peripheral region of said contact pad.

25 35. The pre-formed solder mask of claim 33, wherein said substantially uniform thickness of said layer substantially corresponds to a desired height of a conductive structure to be formed on said contact pad.

36. The pre-formed solder mask of claim 33, wherein said solder mask material comprises a polymer.

37. The pre-formed solder mask of claim 33, wherein said solder mask material shrinks or degrades upon exposure to radiation, a plasma, or a shrinking agent.

5       38. A method of exposing a periphery of a conductive structure on a semiconductor device, comprising reducing a thickness of a solder mask disposed around said periphery.

10      39. The method of claim 38, wherein said reducing said thickness comprises irradiating said solder mask, exposing said solder mask to a plasma, or exposing said solder mask to a shrinking agent.




40.     The method of claim 38, wherein said reducing said thickness comprises selectively etching a material of said solder mask with respect to the conductive structure.







FIGURE 2A-2D

## ABSTRACT OF THE DISCLOSURE

A method of forming conductive structures on the contact pads of a substrate, such as a semiconductor die or a printed circuit board. A solder mask is secured to an active surface of the substrate. Apertures through the solder mask are aligned with contact pads on the substrate. The apertures may be preformed or formed after a layer of the material of which the solder mask is comprised has been disposed on the substrate. Conductive material is disposed in and shaped by the apertures of the solder mask to form conductive structures in communication with the contact pads exposed to the apertures. Sides of the conductive structures are exposed through the solder mask, either by removing the solder mask from the substrate or by reducing the thickness of the solder mask. The present invention also includes semiconductor devices formed during different stages of the method of the present invention.

15 N:\2269\3817\pat.app.wpd 8/27/99








FIG. 9

## DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICES SO FORMED, the specification of which (check one):

- is attached hereto.  
 was filed on \_\_\_\_\_ as United States application serial no. \_\_\_\_\_ and was amended on \_\_\_\_\_.  
 was filed on \_\_\_\_\_ as PCT international application no. \_\_\_\_\_ and was amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed.

Prior foreign/PCT application(s):

			Priority Claimed	
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	Yes	No
_____	_____	_____	Yes	No
I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of such prior application and the national or PCT international filing date of this application:				
(application serial no.)	(filing date)	(status - pending, patented or abandoned)		
_____	_____	(status - pending, patented or abandoned)		

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

(provisional application no.)	(filing date)
-------------------------------	---------------

I hereby appoint the following Registered Practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

David V. Trask, Reg. No. 22,012  
Laurence B. Bond, Reg. No. 30,549  
Allen C. Turner, Reg. No. 33,041  
Stephen R. Christian, Reg. No. 32,687  
Paul C. Oestreich, Reg. No. P-44,983  
Kenneth C. Booth, Reg. No. 42,342  
Lia M. Pappas, Reg. No. 34,095

William S. Britt, Reg. No. 20,969  
Joseph A. Walkowski, Reg. No. 28,765  
Kent S. Burningham, Reg. No. 30,453  
Brick G. Power, Reg. No. 38,581  
Devin R. Jensen, Reg. No. P-44,805  
Samuel E. Webb, Reg. No. 44,394

Thomas J. Rossa, Reg. No. 26,799  
James R. Duzan, Reg. No. 28,393  
Edgar R. Cataxinos, Reg. No. 39,931  
Kenneth B. Ludwig, Reg. No. 42,814  
Eleanor V. Goodall, Reg. No. 35,162  
Michael L. Lynch, Reg. No. 30,871

Address all correspondence to:  
Brick G. Power, telephone no. (801) 532-1922.  
TRASK, BRITT & ROSSA  
P.O. BOX 2550  
Salt Lake City, Utah 84110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first joint inventor: Michael B. Ball  
Inventor's signature Michael B. Ball  
Residence: Boise, Idaho  
Citizenship: U.S.A.  
Post Office Address: 8630 Pembroke Drive, Boise, ID 83704

Date 8/25/97

**DECLARATION FOR PATENT APPLICATION**  
(continuation page)

Invention title: METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICES SO FORMED

Inventor name(s) appearing on first declaration page: Michael B. Ball

Additional original, first and joint inventor(s):

Full name of second joint inventor: Chad A. Cobbley

Inventor's signature



Date

8/25/99

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 608 Boise Hills Drive, Boise, ID 83702

U.S. GOVERNMENT PRINTING OFFICE: 1999 500-135-004

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**Applicant:** Michael B. Ball and Chad A. Cobbley      **Examiner:** Unknown  
**Serial No.:** Not yet assigned      **Group Art Unit:** Unknown  
**Filed:**      **Attorney Docket No.:** 3817US (97-1350)  
**Title:** METHOD OF DISPOSING CONDUCTIVE BUMPS ONTO A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR  
DEVICES SO FORMED

**POWER OF ATTORNEY BY ASSIGNEE**  
**AND CERTIFICATE UNDER 37 CFR § 3.73(b)**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., assignee of the entire right, title and interest by assignment from the inventor(s) in the above-identified application, hereby appoints the following attorneys and agents:

David V. Trask, Reg. No. 22,012	William S. Britt, Reg. No. 20,969	Thomas J. Rossa, Reg. No. 26,799
Laurence B. Bond, Reg. No. 30,549	Joseph A. Walkowski, Reg. No. 28,765	James R. Duzan, Reg. No. 28,393
Allen C. Turner, Reg. No. 33,041	Kent S. Burningham, Reg. No. 30,453	Edgar R. Cataxinos, Reg. No. 39,931
Stephen R. Christian, Reg. No. 32,687	Brick G. Power, Reg. No. 38,581	Kenneth B. Ludwig, Reg. No. 42,814
Paul C. Oestreich, Reg. No. P-44,983	Devin R. Jensen, Reg. No. P-44,805	Eleanor V. Goodall, Reg. No. 35,162
Kenneth C. Booth, Reg. No. 42,342	Samuel E. Webb, Reg. No. 44,394	Michael L. Lynch, Reg. No. 30,871
Lia M. Pappas, Reg. No. 34,095		

as its attorneys with full power of substitution to prosecute this application and all applications claiming filing date priority therefrom and to transact all business in the U.S. Patent and Trademark Office in connection therewith.

**The above-identified assignee hereby elects, pursuant to 37 C.F.R. § 3.71, to conduct the prosecution of the above-identified patent application to the exclusion of the inventor(s).**

A chain of title from the inventor(s) of the above-identified patent application to the above-identified assignee is shown:

- In an assignment recorded in the U.S. Patent and Trademark Office at Reel , Frame .  
 In an assignment filed herewith for recordation, a true copy of which is attached hereto.

The undersigned has reviewed the above-identified assignment and, to the best of his knowledge and belief, title is in the above-identified assignee.

The undersigned further avers that he is empowered to make and sign the foregoing certification on behalf of the above-identified assignee, and to take the action set forth herein on its behalf.


Please direct all communications regarding the above-identified application to:

Brick G. Power,  
TRASK, BRITT & ROSSA  
P.O. Box 2550  
Salt Lake City, UT 84110  
Tele: (801) 532-1922  
Fax: (801) 531-9168

Respectfully Submitted,

MICRON TECHNOLOGY, INC.

Date: April 25, 1999

By:   
Michael L. Lynch, Esq.  
Reg. No. 30,871  
Chief Patent Counsel,  
MICRON TECHNOLOGY, INC.